Abstract
Introduction
Tristable antiferroelectric liquid crystal (AFLC) displays are promising alternatives to existing products in the high-end segment of flat panel displays [1] . The increased interest in this LC material originates from associated characteristics as an excellent dynamic response, a wide viewing angle and an intrinsic analogue grey-level possibility. On top of these decisive advantages, tristate AFLCs can be driven with either active or passive matrices due to the fact that grey levels are maintained over the whole display with a constant DC voltage (=optical multi-stable). Other LCs like regular nematic LCs can only be employed in active matrix displays as the material does not show any electro-optical effect that can be used to hold its information along the frame time.
The optical multi-stability character of AFLC is fully exploited in case of passive multiplexed addressing. A typical addressing waveform, which is directly derived from the specific symmetrical shape of the AFLC's hysteresis graph (Figure 1 ), involves positive and negative cycles. The positive cycle consists of: grey level selection, stabilization by bias pulse, forced relaxation by counter pulse and reset time. A reset time is incorporated in the waveform in order to avoid memory effect between consecutive frames. However, this relaxation of the AFLC material in absence of applied voltage is a slow process. This problem is circumvented by introducing a forced relaxation with a counter-pulse prior to the reset time. The negative cycle compromises identical waveform stadia as the positive cycle (grey level selection, stabilization, forced relaxation and reset). However, the negative cycle is deduced from opposite hysteresis lobes in comparison with the positive cycle. Negative cycles alternate with the positive cycles in order to keep the DC component over the AFLC to a minimum.
The AFLC addressing waveform from Figure 1 can be realized as a low-voltage data signal superimposed onto a principal highvoltage wave. The voltage range of the grey-level data is relatively small and falls within the scope of commercially available data drivers. The principal high-voltage waveform, on the other hand, is far from standard: a dedicated sequence of highvoltages up to 60Volt. With this kind of applications in mind, the idea of a high-voltage display driver was born. The design and development of such a high-voltage display driver finally resulted in the 300 output integrated circuit 'Mjollnir', named after the Thor's hammer, which has a full 65Volt driving capability, a bidirectional shift-register and which is easily cascadeable. On top of that, no AFLC-specific voltage-levels or waveforms are predefined. Hence, 'Mjollnir' becomes also applicable for most bistable LC displays.
Driver architecture
The internal architecture of 'Mjollnir' is depicted in Figure 2 . This ASIC, responsible for scanning the outputs in consecutive order, consists of a 300-stage bi-directional shift-register plus latch, a logical control unit, and 300 high-voltage analogue multiplexers capable of connecting each output electrode to 1 out of 7 highvoltage levels (up to 65Volt) or ground.
The shift-register data (3-bit wide) is brought in and shifted through 301 stages. The shift-register is bidirectional and of the static type ( drive the shift-register. Note that four Clock periods or one Clock_a (or Clock_b) period are required for data to pass on one shift-register stage. The Reset control bit resets the input and output of all shift-register stages. Once shifted through all stages, the data is made externally available. In this way, several 'Mjollnir'-devices can be placed in cascade configuration: the shift-register output data of one driver can be picked up by another driver in order to extend the chain and drive highresolution displays. The shift-register's content is transferred to a 3-bit wide latch at a Load_latch pulse. As long as the Load_latch signal is high, the latch is transparent from input to output, and data is stored in the latch on the high-to-low transition.
The output of the latch enters the multiplexer control unit, together with the two mode selection bits MS0 and MS1. The extra control bits MS0 and MS1 are used when all outputs have to be set to the same voltage level at once. Depending on the latched data information and (MS0,MS1), the multiplexer control unit opens and closes the appropriate switches in the high-voltage multiplexers. In this way, 1 out of 8 voltage levels (7 high-voltage levels and ground) is selected at the output of each multiplexer. Note that the high-voltage levels HV1, …, HV7 can each range from 5 to 65 Volt and have to be supplied to the chip.
Levelshifter and HV-switch
A major problem in the development of high-voltage driver chips is the design of the levelshifter circuits for converting the lowvoltage (3.3Volt) digital signals into appropriate high-voltage signals for controlling the DMOS (Drain-extended or Doublediffused MOS) transistors in the high-voltage switches of the output multiplexers. Figure 4 shows the circuit schematics of a levelshifter connected to its high-voltage analogue switch. The HV multiplexers of Figure 2 connect seven similar levelshifter-switch combinations and one ground-switch per output. The analogue switch consists of the p-type DMOS transistors T 8 and T 9 , while the transistors T 1 till T 7' are responsible for converting the digital control signals into appropriate charges on the gate electrodes of the two output transistors T 8 and T 9 .
Design and operation
When the HV on-input becomes "1", the cascode T 2 -T 4 is switched on and current can flow through transistors T 7 and T 7' . In this way, the Vgs of the switch transistors T 8 and T 9 becomes about -3Volts and the switch is considered closed: there exists a bi-directional conductive path between V HV and V out . If, on the other hand, the HV on-input is "0", the cascode T 1 -T 3 goes operational and the current can flow through transistors T 5 and T 6 (cf. current mirror). The consequence of this action is a complete discharging of the source-gate capacitance of the DMOS transistors T 8 and T 9 (i.e. Vgs = 0V). This implies that T 8 and T 9 will be switched off and that the high-voltage switch is considered open: there exists no conductive path between the nodes V HV and V out .
The control Vref is made externally available in order to tune the switching behavior. Slightly augmenting Vref decreases switching times: the higher the Vref is tuned, the higher the current in the two levelshifter branches will be. These increased current levels decrease, in turn, the time of the charge and discharge process of the source-gate capacitance of the DMOS transistors T 8 and T 9 . If, on the other hand, Vref is augmented significantly, larger capacitive output loads can be switched within the original time limits. The latter demands a higher output current. An increased output current can be achieved as follows: as Vref is enlarged significantly, not only the current levels in the two levelshifter branches are raised, but also the source-drain voltages (V ds ) over the as diode configured transistors T 7 and T 7' . These larger V dsvoltages directly consequence a larger V gs of the output transistors T 8 and T 9 . And, obviously, this raised V gs leads to an increased output saturation current. Decreasing Vref has a similar but opposite effect.
Variable power supply
The levelshifter operates under a variable power supply level V LS .
In case the HV-switch is closed and V out nearly measures up V HV , V LS also follows the value of V HV . However, when the HV-switch is open, the situation is more complex: V LS follows that particular node which is highest in electrical potential. This requires some extra explanation. The specific device build-up of the p-type DMOS transistors T 8 and T 9 shows a pn-junction between the drain and bulk contact that can be forwardly biased under reverse operation conditions. Hence, if V HV > V out (and V GS = 0Volt), the reverse diode of transistor T 8 becomes active and V LS stabilizes at a value that approximates V HV . In the opposite situation, V out > V HV (and V GS = 0Volt), the reverse diode of transistor T 9 is forwardly biased and V LS drifts to a value that approximates V out .
The during normal operation continuously changing supply level V LS , as clarified in previous paragraph, is posing extra difficulties for fixing levelshifter currents. This problem is tackled by the application of only well-characterized low-voltage devices (transistors T 1 and T 2 ) in the current regulating circuit. In this way, constant but still controllable current levels in the levelshifters are obtained. A direct consequence of the use of these low-voltage transistors in a high-voltage circuit is the need for extra measures against overvoltage. The n-type DMOS transistors in T 3 and T 4 implement the high-voltage buffering.
Current distribution
Consider one HV multiplexer that connects seven levelshifterswitch combinations (LS1-HV1, LS2-HV2, …, LS7-HV7) and one ground-switch. And assume, first, that the high-voltage input sequence is as follows: V HV1 > V HV2 > V HV3 > V HV4 > V HV5 > V HV6 > V HV7 and, second, that V out = V HV4 (the HV-switch associated with HV4 is closed). In this configuration, the levelshifter currents in LS1, LS2 and LS3 are taken from their corresponding high-voltage inputs HV1, HV2 and HV3 (remember V HV1 > V HV2 > V HV3 > V out ). The levelshifter current in LS4 is taken from HV4 since this HV-switch is closed. The levelshifter currents in LS5, LS6 and LS7 are also taken from HV4 as V HV7 < V HV6 < V HV5 < V out . Once another high-voltage is selected on the output, the levelshifter current distribution alters.
The reasoning above states that the current load of the highvoltage inputs HV1, …, HV7 depends on the specific implemented waveform. The worst case situation occurs when V out = V HV1 for all 300 outputs (assuming the same high-voltage input sequence as above). This implies that all levelshifter currents are taken from HV1. 
Ground switch
The ground switch in the multiplexers is nothing more than a single high-voltage n-type DMOS transistor connected between the multiplexer's output node and the ground, and which is directly controlled by a low-voltage digital signal (without levelshifter).
Experimental results
The chip was designed and manufactured in the I 3 T80 Intelligent Interface Technology from AMI Semiconductor, which is an 80V technology based on a 0.35µm CMOS core. Figure 5 shows a photograph of the complete silicon die. The die measures 15.8 x 6.6mm 2 and contains approximately 115k transistors, of which 9k are high-voltage devices such as 80V lateral DMOS transistors. The size and pitch of all input IO pads are respectively 150 mx150 m and 260 m. The size and pitch of all output IO pads are respectively 50 mx100 m and 120 m (two rows staggered). These sizes, pitches and distributions of IO pads accommodate wire-bonding as well as flip-chip assembly.
Electrical measurements revealed proper operation of all designed functionality. Figure 6 shows a photograph of an arbitrary test sequence on a single output and proves the high-voltage driving capability. The maximum current per output was measured to be more than 300 A. 
